



Serial No. 09/648,164

IN THE UNITED STATES
PATENT AND TRADEMARK OFFICE

#13/B
1/13/03
3/4/03

Patent Application

Inventor(s): **Chyan, Yih Feng**
Hergenrother, John
Monroe, Donald

Case: **15-6-9**

Serial No.: **09/648164**

Filing Date: **August 25, 2000**

Examiner: **Dickey**

Group Art Unit: **2826**

Title: **Architecture for Circuit Connection Of A Vertical Transistor**

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner of Patents and Trademarks Washington, D.C. 20231 on **2-13-03**

MARY V CARTER
Printed name of person mailing paper or fee

Mary V Carter
Signature of person mailing paper or fee

ASSISTANT COMMISSIONER FOR PATENTS
WASHINGTON, D. C. 20231-

SIR:

Amendment Under 37 C.F.R. §1.111

In response to the office action of October 22, 2002, please amend the above-identified application as follows:

RECEIVED
FEB 25 2003
TECHNOLOGY CENTER 2800

IN THE CLAIMS

- 31
1. (Amended) An integrated circuit structure comprising:
a semiconductor layer having a major surface formed along a plane;
first and second spaced-apart doped regions extending into the surface from the plane;
a third doped region of different conductivity type than the first region, positioned above the plane and over the first region; and
a conductive layer formed between the first and second regions and above the plane, providing electrical connection between the doped regions.

02/24/2003 HMARZ11 00000029 501735 09648164

02 FC:1201 168.00 CH